### **Concurrent Programs**

- reasoning about their execution
- proving correctness
- start by considering *execution sequences*

### **Execution Sequences**

• consider the following instruction sequences executed by threads T0 and T1

ТО	T1
n = n + 1	n = n + 1
n = n + 1	n = n + 1
n = n + 1	n = n + 1

- n is a shared global variable with initial value 0
- assume that each statement [n = n + 1] is executed atomically
- n is effectively incremented by one thread at a time
- statement execution can be interleaved 20 different ways
- as each statement is atomic, n will always end up with the value 6, irrespective of how the execution of the statements are interleaved

### **Execution Sequences...**

• one possible interleave

ТО	T1	
	n = n + 1	n = 1
n = n + 1		n = 2
n = n + 1		n = 3
	n = n + 1	n = 4
	n = n + 1	n = 5
n = n + 1		n = 6

- n = n + 1 is not normally executed atomically by a CPU
- CPU will read [load] n from shared memory into a CPU register, increment the register and then write [store] the register back to memory
- non atomic read-modify-write operation

### **Execution Sequences...**

- n = n + 1 is split into two steps [t = n and n = t + 1]
- simulates a non atomic read-modify-write sequence
- each thread now has its own local variable t0 and t1

ТО	T1
t0 = n	t1 = n
n = t0 + 1	n = t1 + 1
t0 = n	t1 = n
n = t0 + 1	n = t1 + 1
t0 = n	t1 = n
n = t0 + 1	n = t1 + 1

- statements can be interleaved 924 ways
- what are the resulting minimum and maximum values for n?
- max n = ?? min n = ??
- max n = 6 min n = 2

### **Execution Sequences...**

• an execution sequence resulting in n = 6

Т	0	Т	1
t0 = n	t0 = 0		
n = t0 + 1	n = 1		
t0 = n	t0 = 1		
n = t0 + 1	n = 2		
t0 = n	t0 = 2		
n = t0 + 1	n = 3		
		t1 = n	t1 = 3
		n = t1 + 1	n = 4
		t1 = n	t1 = 4
		n = t1 + 1	n = 5
		t1 = n	t1 = 5
		n = t1 + 1	n = 6

### **Execution Sequences...**

• an execution sequence resulting in n = 2 (how many such sequences exist)?

то		T1	
t0 = n	t0 = 0		
		t1 = n	t1 = 0
		n = t1 + 1	n = 1
		t1 = n	t1 = 1
		n = t1 + 1	n = 2
n = t0 + 1	n = 1		
		t1 = n	t1 = 1
t0 = n	t0 = 1		
n = t0 + 1	n = 2		
t0 = n	t0 = 2		
n = t0 + 1	n = 3		
		n = t1 + 1	n = 2

### **Execution Sequences...**

- Check execution use Promela/Spin
- (\_nr\_pr == 1) waits until the two instances of p0 are *terminated* and then checks assert(n > 2)
- in verification mode, Spin will execute all possible interleaves and stop if assert(n > 2) is false [will stop if n = 2, 1, ...]
- this sequence can then be replayed for analysis
- change to assert(n > 1) and use verification mode to confirm that the resulting value of n is always greater than 1
- DEMONSTRATE ispin.tcl [relatively easy to install on Windows and Ubuntu; provides a basic user i/f to spin]

proctype p0() {
 int t;
 t = n;
 n = t + 1; // n = n + 1
 t = n;
 n = t + 1; // n = n + 1
 t = n;
 n = t + 1; // n = n + 1
}
init {

int n = 0;

run p0(); run p0(); (\_nr\_pr == 1); assert(n > 2)

#### Promela source code

CS4021/4521 © 2018 jones@scss.tcd.ie School of Computer Science and Statistics, Trinity College Dublin 27-Sep-18

### **Execution Sequences...**

•	modify to use a <i>for</i> loop [constructed from a do statement] to increment n from 0 to N
•	each process executes the read-modify-sequence N times
•	can confirm (n >= 2) && (n <= 2*N)
•	if N large, verification may not complete [typically runs out of memory]
•	need to increase memory allocated to Spin or use an

alternative mode which uses less memory [eg. compresses state data], but is more compute intensive

- can also change number of processes [add run p()]
- minimum result for n is the number of processes

```
#define N 10
int n = 0;
proctype p() {
      int t;
      int i = 0;
      do
      :: (i >=N) ->
            break;
      :: else ->
            t = n;
            n = t + 1;
            i++
      od
init {
      run p();
      run p();
      (nr pr == 1);
      assert (n > 1)
```

#### Promela source code

### **Execution Sequences...**

- using statement merging ٠
- Starting p0 with pid 1 ٠
- proc 0 (:init::1) count0.pml:20 (state 1) 1: ٠
- Starting p0 with pid 2 ٠
- proc 0 (:init::1) count0.pml:21 (state 2) 2:
- 3: proc 2 (p0:1) count0.pml:11 (state 1)
- 4: proc 1 (p0:1) count0.pml:11 (state 1)
- proc 2 (p0:1) count0.pml:12 (state 2) 5:
- 6: proc 2 (p0:1) count0.pml:13 (state 3)
- 7: proc 2 (p0:1) count0.pml:14 (state 4)
- 8: proc 1 (p0:1) count0.pml:12 (state 2)
- 9: proc 2 (p0:1) count0.pml:15 (state 5)
- 10: proc 1 (p0:1) count0.pml:13 (state 3)
- 11: proc 1 (p0:1) count0.pml:14 (state 4) ٠
- 12: proc 1 (p0:1) count0.pml:15 (state 5) ٠
- proc 1 (p0:1) count0.pml:16 (state 6) 13: ٠
- 14: proc 2 (p0:1) count0.pml:16 (state 6) ٠
- 15: proc 2 terminates ٠
- 16: proc 1 terminates ٠
- 17: proc 0 (:init::1) count0.pml:22 (state 3) ٠
- spin: count0.pml:23, Error: assertion violated ٠
- spin: text of failed assertion: assert((n>2)) ٠
- #processes: 1 ٠
- 18: proc 0 (:init::1) count0.pml:23 (state 4) ٠
- 3 processes created ٠
- Exit-Status 0

	T0 (P1)		T1 (	P2)
[(run p0())]			t0 = n	<i>t0 = 0</i>
[(run p0())]	t1 = n	<i>t1 = 0</i>		
[t = n] [t = n]			n = t1 + 1	n = 1
[n = (t+1)]			t1 = n	t1 = 1
[t = n] [n = (t+1)]			n = t1 + 1	n = 2
[n = (t+1)] [t = n]	n = t0 + 1	n = 1		
[t = n]			t1 = n	t1 = 1
[n = (t+1)] [t = n]	t0 = n	t0 = 1		
[n = (t+1)] [n = (t+1)]	n = t0 + 1	n = 2		
[1] = ((' ±)]	t0 = n	t0 = 2		
[((_nr_pr==1))]	n = t0 + 1	n = 3		
			n = t1 + 1	n = 2

#### first two steps swapped compared with slide 6

#### CS4021/4521 © 2018 jones@scss.tcd.ie School of Computer Science and Statistics, Trinity College Dublin 27-Sep-18


### Spin states stored and states matched

- consider a simple example with two *processes* [process 0 and 1] each with two statements
- number of interleaves 6
- draw a state transition diagram where each state represented by a triple (PC<sub>0</sub>, PC<sub>1</sub>, n)
- arcs represent executed statements

eg.  $(n = n + 1)_p$  statement/step executed by process p

### Spin states stored and states matched...

- assume a depth first search
- new states coloured green
- matched states, which have already been visited, coloured red
- remaining states coloured grey
- 9 states stored [green], 4 states matched [red]
- **NOT** the same as counts reported by Spin
  - 13, 4 <u>with</u> partial order reduction
  - 13, 6 <u>without</u> partial order reduction




state transition diagram

Spin states stored and states matched...

- Spin uses an extra state/step to terminate a process [after last statement has been executed]
- why?
- processes are created in source code order [apart from *init, if present,* which is always process 0]
- terminated in reverse order [process 1 must be terminated before process 0]
- use T for the PC of instruction used to terminate process
- processes numbered 0 and 1 as per previous example
- modified state transition diagram to match Spin


### Spin states stored and states matched


- 13 stored states [in green]
- 6 matched states without partial order reduction [in red]
- 4 matched states with partial order reduction
- red dotted states can be skipped [partial order reduction]
- (n = n + 1)<sub>0</sub>; T<sub>1</sub> results in the same state change as T<sub>1</sub>; (n = n + 1)<sub>0</sub> as statements/steps independent of each other



# Synchronisation

- <u>spin lock</u>: ensures that only one thread can access a particular shared data structure at a time [serialise access]
- <u>barrier</u>: ensures that no thread advances beyond a particular point in a computation until ALL have arrived at the barrier - used typically to separate program phases
- synchronization constructs divided into two classes
  - <u>blocking</u>: de-schedule waiting thread and schedule another thread to run
  - <u>busy-wait</u>: threads repeatedly test a shared variable to determine when they can proceed
- busy-wait preferred when scheduling overhead exceeds expected wait time





### Spin Lock Implementations without Atomic Instructions

• Peterson algorithm for TWO threads [also google Dekker's algorithm]

int flag[2]; int last;	// initially 0	
<pre>void acquire(int id) {     int j = 1 - id;     flag[id] = 1;</pre>	// id is the thread ID [0 or 1] // 0 -> 1 and 1 ->0 // want lock	what happens if the variable last removed? what happens if the
<pre>last = id; while (flag[j] &amp;&amp; last == id); }</pre>	// other thread has priority // NB last == id	statement flag[id] = 1 removed?
<pre>void release(int id) {     flag[id] = 0; }</pre>	// release lock	check using Spin

- if both threads execute "flags[id] = 1; last = id" and then enter while statement *last* will be used to determine which thread gets lock
- is there any reason why this might NOT work?

### Peterson Lock

- Promela code for Peterson lock
- two active *processes*
- \_pid is the *process* number [0 or 1 in this case]
- although *processes* never end, state will eventually be repeated
- does code match what the hardware does?

// // Peterson lock //	
bool flag[2]; byte last;	// 0 initially // 0 initially
<pre>active[2] proctype P() {</pre>	
byte i = _pid; byte j = 1 - i;	// process # // other pid
again:	
flag[i] = 1; last = i;	
(flag[j] == 0    last == j);	// wait until true
flag[i] = 0;	// release lock
goto again	
}	

#### Promela code

- desirable properties
  - safety "nothing bad ever happens" mutual exclusion not violated
  - deadlock free "in every state of every computation, if processes are trying to enter the critical section one will eventually succeed" eg. thread1 one tries get lock A then B and thread2 B then A
  - liveness/livelock "something good eventually happens" processes continually enter critical section
  - starvation free "if in every state of every computation, if a process tries to enter its critical section it will eventually succeed"
- will show how Spin can be used to test for these properties

- safety check for mutual exclusion
- first approach
- declare global variable ncs and add following code to critical section

```
ncs++;
assert(ncs == 1);
ncs--;
```

- run model and verify assertion NOT violated
- comment out line containing "flag[i] = 1;" to force a mutual exclusion error
- assert(ncs == 1) violated
- replay trail to find cause of error

- extra code
- NO errors

peterson1.pml			
		December 2014 :: iSpin Version 1.1.4 27 Novemb	per 2014
Edit/View Simulate / Replay Verifica	ation Swarm Run <help> Save Session</help>	Restore Session <quit></quit>	
Safety	Storage Mode	Search Mode	Remove
<ul> <li>safety</li> </ul>	• exhaustive	O depth-first search	Advanced: Error Trapping
+ invalid endstates (deadlock)	+ minimized automata (slow)	<ul> <li>+ partial order reduction</li> </ul>	C don't stop at errors
+ assertion violations	+ collapse compression	+ bounded context switching	stop at error nr: 1
+ xr/xs assertions	O hash-compact O bitstate/supertrace	with bound: 0	save all error-trails
Liveness	Never Claims	+ iterative search for short trail	☐ add complexity profiling Adv Para
O non-progress cycles	<ul> <li>do not use a never claim or ltl property</li> </ul>	O breadth-first search	Compute variable ranges
C acceptance cycles	O use claim	+ partial order reduction	A Full Channel
enforce weak fairness constraint	claim name (opt):	✓ report unreachable code	Oblocks new msgs
		Save Result in: pan.out	C loses new msgs
	Run Stop		State Tables Clear Help
<pre>2  // Peterson lock 3  // 4 5  bool flag[2]; 6  byte last; 7 8  byte ncs; 9 10  active[2] proctype P() { 11 12  byte i = _pid; 13  byte j = 1 - i; 14 15  again: 16 17  flag[i] = 1; 18  last = i; 19 20  (flag[i] == 0    last == j); 21  ncs++; 23  assert(ncs == 1); 24  ncs; 25  flag[i] = 0;  // re 27  goto again 29 30  } 31  32  // eof</pre>	// wait until true elease lock	<ul> <li>/pan -m10000 -c1</li> <li>Pid: 202036</li> <li>(Spin Version 6.4.3 16 December 2 + Partial Order Reduction</li> <li>Full statespace search for: never claim - (not sele assertion violations + cycle checks - (disable invalid end states +</li> <li>State-vector 20 byte, depth reached 2 38 states, stored 27 states, matched 65 transitions (= stored+matched 0 atomic steps hash conflicts: 0 (resolved)</li> <li>State on memory usage (in Megabyte</li> </ul>	ected) d by -DSAFETY) 22, errors: 0 d) res): or states (stored*(State-vector + overhead)) tates e (-w24) k (-m10000)

- // flag[i] = 1;
- assertion violated

Edit/View Simulate / Replay Verific	ation Swarm Run <help> Save Sessi</help>	on Restore Session <quit></quit>		
Safety	Storage Mode	Search Mode	Remove	
© safety	exhaustive	Ø depth-first search	Advanced: Error Trapping	4
+ invalid endstates (deadlock)	+ minimized automata (slow)	+ partial order reduction	O don't stop at errors	
<ul> <li>+ assertion violations</li> </ul>	+ collapse compression	+ bounded context switching		L.
+ xr/xs assertions	O hash-compact O bitstate/supertrace	with bound: 0	© stop at error nr: 1	-
	Never Claims	+ iterative search for short trail	save all error-trails	Sho Advan
C non-progress cycles	do not use a never claim or Itl property	O breadth-first search	add complexity profiling	Param
O acceptance cycles	O use claim	V + partial order reduction	Compute variable ranges	Settin
enforce weak fairness constraint	claim name (opt):	report unreachable code	A Full Channel	
enforce weak fairness constraint	claim hame (opt).		<ul> <li>blocks new msgs</li> </ul>	
		Save Result in: pan.out	C loses new msgs	
	Run Stop		State Tables Clear Help	
<pre>5 bool flag[2]; 6 byte last; 7 8 byte ncs; 9 active[2] proctype P() { 11 byte i = _pid; 13 byte j = 1 - i; 14 15 again: 16 //flag[i] = 1; 18 last = i; 19 (flag[i] = 0    last == j); 21 ncs++; 23 assert(ncs == 1); 25 flag[i] = 0; // 1 26 flag[i] = 0; // 1 27 goto again 29 } 30 } 31 // eof</pre>	// wait until true elease lock	invalid end states + State-vector 20 byte, depth reached 25 states, stored 3 states, matched 28 transitions (= stored+match 0 atomic steps hash conflicts: 0 (resolved) Stats on memory usage (in Megaby	2014) elected) wed by -DSAFETY) 124, errors: 1 ed) tes): for states (stored*(State-vector + overhead))) states ble (-w24) ack (-m10000) e	

- replay trail to find error
- both processes can pass through statement 20 simultaneously
- critical section entered by process 0 in step 20 and ALSO by process 1 in step
   24
- error results from ncs++ in step 20 and 24

peterson1.pml			
		3 16 December 2014 :: iSpin Ve	
Edit/View Simulate / Replay Verificatio	n Swarm Run <help> Save Ses</help>	sion Restore Session	<quit></quit>
Mode	A Full Channel Output F	iltering (reg. exps.) (Re)Run	Background command executed:
C Random, with seed: 123	<ul> <li>blocks new messages process id</li> </ul>		spin -p -s -r -X -v -n123 -l -g -k peterson1.pml.trail -u10000 peterson1.pml
C Interactive (for resolution of all nondeterminis	m) C loses new messages queue ids	Stop	
Guided, with trail: peterson1.pml.trail broken	owse 🗖 MSC+stmnt 🛛 var name:	Rewind	
initial steps skipped: 0	MSC max text width 20 tracked va	Step Forwa	and a second
maximum number of steps: 10000	MSC update delay 25		
Track Data Values (this can be slow)	track scali	ng: Step Backw	Save in: ms
<pre>3  // 4</pre>	vait until true		
	12:         proc 1 (P:1) peterson1.pm           13:         proc 1 (P:1) peterson1.pm           14:         proc 0 (P:1) peterson1.pm           15:         proc 1 (P:1) peterson1.pm           16:         proc 1 (P:1) peterson1.pm           17:         proc 1 (P:1) peterson1.pm           18:         proc 1 (P:1) peterson1.pm           19:         proc 1 (P:1) peterson1.pm           20:         proc 0 (P:1) peterson1.pm           21:         proc 1 (P:1) peterson1.pm           22:         proc 1 (P:1) peterson1.pm           23:         proc 1 (P:1) peterson1.pm           24:         proc 1 (P:1) peterson1.pm           spin: peterson1.pm123. Error: assert((if #processes: 2           25:         proc 1 (P:1) peterson1.pm           25:         proc 1 (P:1) peterson1.pm           27:         proc 1 (P:1) peterson1.pm           28:         proc 1 (P:1) peterson1.pm           29:rocesses: 2         proc 1 (P:1) peterson1.pm           29:         proc 0 (P:1) peterson1.pm           29:         proc 0 (P:1) peterson1.pm           29:         proc 1 (P:1) peterson1.pm           29:         proc 1 (P:1) peterson1.pm           29:         proc 1 (P:1) peterson1.pm           29:	hi/26 (state 6) [flag[] = 0] hi/20 (state 2) [(((flag[]==0) hi/18 (state 1) [last = 1] hi/20 (state 2) [((flag[]==0) hi/22 (state 3) [ncs = (ncs+1) hi/24 (state 5) [ncs = (ncs+1) hi/26 (state 6) [flag[] = 0] hi/18 (state 1) [last = 1] hi/20 (state 2) [((flag[]=0) hi/20 (state 2) [((flag[]=0) hi/20 (state 2) [ncs = (ncs+1) hi/26 (state 4) [ncs = (ncs+1)] hi/26 (state 4) [ncs = (ncs+1)]	N((last==j)))] N(last==j)))] 1) ==1))] 1] N] N(last==j)))]

# Peterson Lock - C/C++ code that works

volatile int flag[2]; // NB volatile volatile int victim;

}

// NB volatile

```
inline void acquire(int me) { // variable names
changed
```

```
int i = 1 - me;
   flag[me] = 1;
   victim = me;
   mm mfence(); // NB synchronisation
   while (flag[j] && victim == me);
}
inline void release(int me) {
   flag[me] = 0;
}
inline void init() {
   flag[0] = flag[1] = 0;
```

variable names changed from previous examples

### Peterson Lock - C/C++ testing framework

UINT64 cnt = 0; // shared global counter UINT64 t = getWallClockMS(); // get time

}

- create two threads to execute worker function concurrently
- threads run for NSECS concurrently
- when ALL threads have finished, check that the sum of the local counters == cnt
- if NOT (cnt may be less than the sum of the local counters), the lock is unsafe
- demonstration

### Volatile

- flag and victim <u>must</u> be declared volatile
- description of volatile from Visual Studio documentation

objects that are declared as volatile are not used in certain optimizations because their values can change at any time. The system always reads the current value of a volatile object when it is requested, even if a previous instruction asked for a value from the same object. Also, the value of the object is written immediately on assignment.

• to declare object pointed to by a pointer as volatile use:

volatile int \*p; // what *p points to* is volatile

• to declare the pointer itself volatile use:


int \* volatile p; // contents of p is volatile

• both

volatile int\* volatile p; // p and what p points to are both volatile

### Sequential Consistency

- programming model that can be used and understood by programmers
- **definition:** a multiprocessor system is sequentially consistent if the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in the order specified by its program [Leslie Lamport 1979]




- an individual processor's memory accesses are made in program order
- accesses made by the different processors are interleaved arbitrarily AND memory accesses are seen in the same order by ALL processors

# **CPU Memory Ordering**

- program order maybe relaxed to gain performance
- X -> Y means than X must complete before a later Y
- sequential consistency requires maintaining all 4 orderings

 $R_t \rightarrow W_{t+n}$ ,  $R_t \rightarrow R_{t+n}$ ,  $W_t \rightarrow R_{t+n}$  and  $W_t \rightarrow W_{t+n}$ 

- relaxing W<sub>t</sub> -> R<sub>t+n</sub> is known as *processor ordering* or total store ordering [reads can move ahead of writes]
- relaxing W<sub>t</sub> -> W<sub>t+n</sub> known as partial store ordering
- relaxing R<sub>t</sub> -> W<sub>t+n</sub> or R<sub>t</sub> -> R<sub>t+n</sub> gives variations known as *weak* ordering, release consistency, ...
- with relaxed CPU memory ordering, sequential consistency is normally enforced at synchronisation points using serialising instructions




# Intel IA32/x64 Memory Ordering

- IA32/x64 uses the processor ordering memory model [relax W<sub>t</sub> -> R<sub>t+n</sub>]
- see section 8.2 on Memory Ordering in <u>Intel<sup>®</sup> 64 and IA-32 Architectures Software</u> <u>Developer's Manual Volume 3A: System Programming Guide, Part 1</u> and <u>Intel<sup>®</sup> 64</u> <u>Architecture Memory Ordering White Paper</u>
- explicit *fence* instructions are used to enforce memory ordering and to flush the CPU write buffer so the writes are visible to other CPUs
  - LFENCE load fence doesn't read ahead until instruction executed
  - SFENCE store fence flushes all writes from write buffer to L1 cache before executing instruction
  - MFENCE memory fence flushes all writes from write buffer to L1 cache before executing instruction <u>AND</u> ... doesn't read ahead until instruction *executed*

# Serializing Instructions

- from a hardware perspective...
- CPU has an internal write buffer which is used to buffer writes to the memory hierarchy [for improved performance]
- data in write buffer not visible to other CPUs until written to L1 cache [written by CPU asynchronously]
- SFENCE and MFENCE *wait* until write buffer flushed to cache
- MFENCE enforces sequential consistency (while data in write buffer, CPUs can read different values for the same memory address)



### writes to L1 cache seen "instantaneously" by ALL processors

### **Bakery Lock**

- Leslie Lamport CACM Aug 1974 [2013 A. M. Turing Award Winner]
- algorithm works with N threads
- think of a baker's shop
- customers enter door and obtain a unique ticket number from a ticket dispenser [tickets issued in ascending order]
- customers then served in ticket order
- the problem is how to obtain a unique ticket without using any atomic instructions [straightforward with a modern CPU if the right atomic instruction is available]
- often called a ticket lock
- let's examine a C/C++ version of the code from the original paper

# Bakery Lock

```
int number[MAXTHREAD];
                                                    // thread IDs 0 to MAXTHREAD-1
1
     int choosing[MAXTHREAD];
2
    void acquire(int pid) {
                                                    // pid is thread ID
3
         choosing[pid] = 1;
4
         int max = 0;
5
         for (int i = 0; i < MAXTHREAD; i++) {</pre>
                                                 // find maximum ticket
6
               if (number[i] > max)
7
                    max = number[i];
8
9
                                                   // our ticket number is maximum ticket found + 1
         number[pid] = max + 1;
10
         choosing[pid] = 0;
11
         for (int j = 0; j < MAXTHREAD; j++) { // wait until our turn i.e. have lowest ticket
12
               while (choosing[j]);
                                                   // wait while thread j choosing
13
               while (number[i] && ((number[i] < number[pid]) || ((number[j] == number[pid]) && (j < pid))));</pre>
14
          }
15
16
    void release(int pid) {
17
         number[pid] = 0;
                                                    // release lock
18
    }
19
```

# Bakery Lock

- how does the algorithm work?
- consider 3 threads numbered 0, 1 and 2
- imagine thread2 holds lock and number[] = [0, 0, 2]
- if thread0 and thread1 concurrently execute the code to get a ticket what, ticket values can be returned?
- NB: number[] can be changed by other threads while a thread is obtaining its ticket
- 3, 4 or 4, 3 or 3, 3 or 1, 2 or 2, 1 or 1, 1??
- since threads can be issued with the same ticket number, threadID is used as a differentiator [thread with lower threadID given priority]
- when thread releases lock it sets number[threadID] = 0
- what is the maximum ticket value? can algorithm handle ticket value wrap around?
- why is the while (choosing[j]) loop needed?
- what happens if thread goes to sleep *choosing* or holding lock?

CS4021/4521 © 2018 jones@scss.tcd.ie School of Computer Science and Statistics, Trinity College Dublin 27-Sep-18

## Bakery Lock...

- the necessity for variable *choosing* may not be obvious
- there is no 'lock' around lines 5 to 10 where the maximum ticket is calculated
- suppose choosing was removed and two processes computed the same maximum ticket
- if the *higher-priority* process was pre-empted before setting its number[i], the lowpriority process will see that the other process has a number of zero, and enter the critical section; later, the *higher-priority* process may also enter the critical section resulting in two processes entering the critical section at the same time
- the Bakery Algorithm uses the *choosing* variable to make the assignment on line 10 appear atomic
- process *pid* will never see a number equal to zero for a process *j* that is going to pick the same number as *pid*

# Using Spin to check the Bakery Lock algorithm

• following statement forms a key part of the Bakery Lock algorithm

while (number[j] && ((number[j] < number[pid]) || ((number[j] == number[pid]) && (j < pid))));

- at first sight, this statement accesses number[j] three times, number[pid] twice, j four times and pid twice
- must make sure that possible interleaved accesses to these variables by the multiple processes at runtime are correctly modelled [think individual memory accesses]

\_pid, j and number[pid] are essentially local to the process, NO problem number[j] can be changed asynchronously by other processes ASSUME that the compiler would generate code that only makes one access to number[j] by transforming statement into

while ((v = number[j]) && ((v < number[pid]) || ((v == number[pid]) && (j < pid)))); where v is a local variable

• THUS original statement can be used AS IS, but what would happen if compiler generated code such that number[j] was read 3 times?

CS4021/4521 © 2018 jones@scss.tcd.ie School of Computer Science and Statistics, Trinity College Dublin 27-Sep-18

## Tutorial 1

- Bakery or Black and White lock
- prove lock has the following desirable properties: safety, deadlock free, liveness and starvation free
- will discuss how to test for liveness and starvation freedom later
- need to get Spin working on laptop/desktop
- the Bakery Lock state space is unbounded as there is an interleave where the allocated ticket number keeps increasing
  - need to bound state space eg. 3 processes (N) each getting lock 3 times (CNT)
  - takes a couple of seconds to prove safety property if N = 3 and CNT = 3
- the Black and White Lock state space is bounded as max ticket is 2N
  - takes a couple of seconds to prove safety property if N = 3 and a couple of hundred seconds if N = 4